This paper presents a discussion of the power processor for an electrical power system for a 25 k W Power Module that could support the Space Shuttle program during the 1980* s and 1990» s, and which could be a stepping stone to future large space power sys tems. Trades that led to selection of a microprocessor controlled power processor are briefly discussed. Emphasis is given to the power processing equipment that uses a microprocessor to provide versatility that allows multiple use and to provide for future growth by reprogramming output voltage to a higher level ( to 120 V from 30 V). Component selection and design considerations are also discussed.
INTRODUCTION
Anticipation of the advent of the Space Shuttle with its associated low cost space travel has sparked the imagination of the scientific and industrial com munities. Their enthusiasm is only slightly dampened by the realization that the time duration and energy available for experimentation are somewhat limited in the Shuttle. These limitations are primarily the result of the use of fuel cells as the Shuttle Orbiter primary power source. Limited volume for stowage of fuel cell consumables dictates these limitations. These considerations have led NASA to investigate the possi bility of using a 25 k W Power Module (Fig. l) with solar arrays as a primary energy source to provide electrical power and energy, thus allowing much longer duration missions and higher power experi ments.
A study was made to define the approach for an Electrical Power System (EPS) with requirements to supply 25 k W to the Shuttle Orbiter and housekeeping requirements of 2 k W for 5 years with little or no maintenance. These requirements are for more than three times the power and seven times the life of the Skylab EPS which was the largest EPS of this type orbited to date. A comparison of systems using Skylab hardware with new systems using high voltage solar arrays and batteries, and new technology com ponents revealed EPS savings on the order of $ 13M for cost, 2800 kg for weight, and 1 k W for EPS power losses with the new high voltage system. The Orbiter dictates that the system output remain a nominal 28 Vdc.
A programmable power processor ( P3) which can meet the requirements for the 25 k W Power Module as well as a wide range of other potential applications was envisioned, and development effort has begun. A single power processor capable of having its output charac teristics programmed by an internal microcomputer using a microprocessor central processing unit is proposed. With input voltage up to 400 V and output voltage ranging from 28 to 170 V, at up to 100 A, the P3 offers a unique challenge. However, the promised savings indicate that the challenge is worth accepting. The concept of programming a switching regulator has been demonstrated, and breadboard tests of the power stage have yielded promising results.
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A PROGRAMMABLE POWER PROCESSOR BASED POWER SYSTEM
The power system configuration is modularized from the power source to the output busses (Fig. 2) . A specific portion of the solar array is dedicated to one charger/battery/regulator system or Power Processing Group ( PPG). The charger in each PPG will process all of the power from its solar array section, using all power not required by the bus regulator to charge the battery. When the bus power requirement exceeds available solar array power, the charger will deliver the maximum available solar array power and the battery will make up the balance. The power voltage levels and regulator design were chosen in anticipation of future large space power systems using higher voltage distribution networks. The switching power processors are of the standard "buck" configuration. When used as chargers they will operate with a nominal input of 180 to 360 Vdc and an output of 120 to 170 Vdc. When used as a bus regulator they will use the 120 to 170 Vdc as an input to generate the required bus voltage.
If the bus voltage is a nominal 115 Vdc, it is apparent that the buck configuration is a good choice for the regulator and the charger. Further, it is the premise of the approach to the 25 kW Power Module that identical regulators can be used effectively with only the nominal output voltages being different, thus saving development costs. If the required bus output is 30 Vdc, the buck configuration is not the most efficient way to accomplish such a large voltage reduc tion. However, the reduced efficiency from utilizing the same power component configuration in the charger and regulator is considered preferable to developing a different bus regulator whose technology would not be applicable to future high voltage distribution systems.
A disadvantage to using the buck configuration for the bus regulator is the problem of protecting the loads from over-voltage in the event of regulator failure. In the 25 kW Power Module, this will be accounted for with a shunt regulator on the load bus to clamp the voltage until protection devices can clear a failed regulator off the line. This method was successfully used on one of the primary power systems on Skylab and has the added benefit of clamping the bus during any unforeseen transient condition.
Microprocessor Control
The prospect of two identical regulators perform ing different tasks immediately suggests microproces sor control. Experience with large space power sys tems, such as Skylab, indicates a need for greater flexibility in EPS management. Microprocessor con trolled regulators and chargers would also provide this capability. In the future the P 3 could be a key element in a self-managing space power system. However, such onboard computer management of the entire EPS has not been proposed for the 25 kW Power Module. The development time and cost prohibit its implementation within the desired time frame. However, development of a P 3 is considered an essential first step towards this goal. The expertise gained in utilizing its flexi bility through ground control will provide a data base for developing self-management concepts.
Microprocessor control of a regulator has been demonstrated using an Intel 8080 and a Motorola 6800 based system. The next goal is to breadboard a full sized PPG which will use an Intel 8080 system in its charger and regulator. The microprocessor system will act as a controller/interface (C/l) which will exercise its primary control through a digital to analog interface with the regulator or power processor ( P 2 ). This programmable voltage will be used as a refer ence adjust voltage in the analog feedback loops of the P 2 . The C/l will have 16 analog inputs for data needed for determination of its program voltage output and also for generating its outputs to the spacecraft telem etry data bus. All other C/l interfaces are digital: a command and data bus interface with the spacecraft and miscellaneous discrete interfaces with its P 2 and other power elements in the PPG. A block diagram of the C/I that will be used in the first PPG breadboard is shown in Figure 3 . Determination of the digital hardware for a final development unit is being delayed as long as possible to allow time for new components using CMOS technology with established reliability to become available. Software is being developed for both P 3 » s in the PPG. J "Pv"w|?ftÂgE1 , 
